5-Stage , 8 Bit pipelined Processor
$30-250 CAD
Pago na entrega
Hi , we need help debugging and implementing stalls and data forwarding for a 5 stage pipelined [login to view URL] processor uses RISC-like instruction set. The processor has four internal registers: R0, R1, R2, and R3. Each register is 1-byte. The address space of instruction memory and data memory is 256, and the processor uses little-endian byte ordering. The length of all instructions is the same and is 2-byte. There are total 16 instructions for the processor.
I am done with most of the coding but processor is not giving the output, we have very limited time of 24 hours for this
ID do Projeto: #18332176
Sobre o projeto
Concedido a:
Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Mais
3 freelancers estão ofertando em média $250 nesse trabalho
I can help with the debugging process, Kindly share the Instruction set , RTL and Test bench files. You don't need to pay anything in advance. You said you are in a tight deadline, So first will work on the simulation Mais
