Hello sir,
I read your project details it's about make description document of RTL design. And I also try to make your document as per your instruction, I know about Verilog language in advance level, And also I want to discuss before we start this project.
If you interested in, then please reply me, i am waiting for your response,
Thank you,
Harsh